I. INTRODUCTION

S
INGLE-ELECTRON TRANSISTORS (SETs) can potentially be applied to general purpose Boolean logic, while delivering high device density and power efficiency. However, whereas the problem of the inherent low fan-out can be overcome by combining the SET with conventional FET [1] , its sensitivity to background charge still makes the practical implementation of SET in logic circuits problematic. By altering the island potential, a random background charge can indeed alter the operating characteristics of the device, thereby making the output from the device unreliable. Attempts to fabricate devices free of background charge have not been sufficiently successful, and tuning each island to compensate for the corresponding B. Pruvost is with the Quantum Nanoelectronics Research Center, Tokyo Institute of Technology, Tokyo 152-8552, Japan (e-mail: benjamin@neo.pe.titech.ac.jp).
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Digital Object Identifier 10.1109/TNANO. 2009.2030502 change is considered to be ineffective, especially for a circuit containing many islands or in presence of dynamic background charges. Neural network concepts [2] , which use hardware redundancy to teach the network to cope with charges, require larger circuits, while a problem of the feedback control [3] is that the loop needs to be itself insensitive to the background charge, since any charge appearing near the node created to charge the feedback capacitor will result in an error. Rather than trying to suppress these effects, one solution is to make logic information insensitive to them by getting the necessary redundancy from the amplitude or the periodicity of the oscillations, which are not altered by the background charges [4] . For the encoding of the logic information, suspended-gate nanoelectromechanical systems (NEMS) combined with SETs were suggested in [5] , and we previously investigated the design optimization of the gate [6] . The experimental observation of such SET transport modulation via the switching of the NEMS device remains, however, quite challenging, although a first demonstration has been recently reported [7] . The purpose of this paper is to evaluate the potential of the device through simulation. The performances of the device, such as scaling, speed, and power dissipation, are analyzed, and optimized device parameters are obtained. It is shown that low switching energy (0.015 fJ) and nanosecond delay can be simulated at low actuation voltage (0.4 V). New circuit architectures utilizing the unique features of both SETs and NEMS are also proposed and simulated.
II. DEVICE STRUCTURE AND DESIGN CONSIDERATIONS
A. Operating Principle
The principle of the suspended-gate SET (SG-SET) is depicted in Fig. 1 ; it combines a NEMS switch with a SET. The NEMS switch is composed of two electrodes: a suspended one, which also acts as a gate for the SET, and a fixed one, which is called the surface electrode and should not interfere with the SET island. As the voltage applied between these two electrodes is increased, the spacing between them continuously decreases until the pull-in effect occurs. Since the spacing between the two electrodes also determines the spacing between the movable gate and the island of the SET, and hence, the corresponding gate capacitance, the NEMS switch actually acts as a two-state tunable gate capacitor for the SET. The periodicity of the Coulomb oscillations governing the SET characteristics being given by e/C Gi , and their amplitude by e/C Σ (where C Gi is the capacitance between the sweeping gate i and the island, and C Σ the total island The <1 V actuation window (grey area) becomes narrower when scaling down the cantilever. Symbols + and arrows 1, 2, and 3 correspond to the sets described in Fig. 3. capacitance), one can define two distinct states by switching the gate: one state up with low frequency and/or high amplitude, one state down with high frequency and/or low amplitude. Since the periodicity and the amplitude of the oscillations are not altered by the random background charges, these two states, which can be decoded by using a filter or a rectifier, are also insensitive to background charges.
B. Gate Design and Performances Analysis
First, we use the methodology, and the models and equations described in [6] to determine the dimensions needed to get a nanosecond delay under an actuation voltage lower than 1 V. Fig. 2 shows the <1 V actuation windows (in grey) calculated from the 1-D lumped model, including the Casimir force, for Si conventional cantilevers. As expected in [6] , the windows become extremely narrow as the dimensions are decreased below 10 nm in the current nanoscale technology. It practically means that for such small dimensions, it is difficult to achieve a low pull-in voltage without the cantilever collapsing under the Casimir force. Fig. 3 was obtained by solving the dynamic equation of motion for each of the three sets of cantilevers shown by symbols + and arrows in Fig. 2 . It shows that for a given pull-in voltage (1 V in this case), the switching time decreases when scaling down the cantilever. Increasing the length of the cantilever to reduce the pull-in voltage is, therefore, not a viable option for two reasons: because of the area constraint and slow down of the switching. The only solution to achieve the nanosecond pull-in under 1 V is, therefore, to reduce the thickness and the initial air gap below 10 nm.
The design of the movable gate in a 3-D environment is essential to further investigate the performances of the device. We use a scaled down version of the cross-shaped structure proposed in [6] , which combines large overlap area and certain flexibility, and we provided it with a tip bump in order to decrease the travel range [8] . The electrodes together with the island are modeled and simulated using the finite-element analysis provided by COMSOL Multiphysics [9] . Fig. 4 shows the dimensions of the considered structure. It is 75-nm-long, 5-nm-thick and made of silicon, so that the total area occupied by the device is 0.005 µm 2 . The air gap is only 10 nm high at the hinges level and 7 nm at the tip. This extremely reduced air gap enables to decrease the pull-in voltage to 0.4 V [see To evaluate the movable gate capacitance C G 2 , we model an ellipsoidal island with the dimensions 4 nm × 4 nm × 3 nm, along the x-, y-, and z-axes, respectively, assuming a 2-nm-thick oxide layer covering this island. The capacitance is then calculated using the energy-storage distribution in the electric field and integrating over the considered volumetric domain for each voltage iteration. The gate capacitance is estimated to be around 0.05 aF when the electrode is in the up position and the 0.6 aF in the down position. As a consequence, the other capacitances associated with the quantum island are preferably much smaller than the difference between these two capacitances to allow a substantial change in the total island capacitance C Σ , and hence, in the amplitude of the Coulomb oscillations. Fig. 6 shows a device geometry that could meet this requirement. The fixed gate, the drain, and the source capacitances are also calculated with COMSOL and estimated to be C G 1 = C D = C S = 0.1 aF, respectively. Note that the self-capacitance of the island is estimated to be 0.28 aF, which is typical at these dimensions and significant compared to the other capacitances. It acts as a par- Fig. 6 . Electric potential for a voltage difference of 1 V between the island and the electrodes, simulated with COMSOL [9] : (a) when the movable gate is pulled-out and (b) when the movable gate is pulled-in. The finite-element simulation yields to the up and down movable gate, fixed gate, drain, and source respective capacitances: C G 2 lo w = 0.05 aF, C G 2 h ig h = 0.6 aF, and asitic capacitance, which may result in an unfavorable decrease of the oscillations amplitude.
By drastically reducing the tip speed when hitting the island, the bump enables to reduce the switching current to 25 nA (see Fig. 7 ). Note that to simplify, we assumed in this simulation, a zero source resistance in series with the cantilever, but in prac- tice, a 1 MΩ resistor is needed to reduce the current density to a reliable range in the cantilever because of its extremely reduced cross section. As a consequence, ultralow energy consumption (0.015 fJ) is simulated (see Fig. 8 ). For comparison, the minimum switching energy achieved by the present CMOS technology is 0.1 fJ [10] , that is almost seven times higher. It is interesting to note that due to the speed of the movable gate, the kinetic energy accounts for a nonnegligible part of the switching energy, which emphasizes the role of the bump. Furthermore, because of the small gap capacitance, the electrostatic energy involved in the switching is much lower than the mechanical energy. Charging the load capacitance C L would require an extra energy E charge = C L V 2 OUT , where V OUT is the output voltage of the device, but for a load capacitance of 3 aF (five times the gap capacitance) and an average output voltage of 0.3 V, the charging energy would be only 0.27 aJ, which is not significant compared to the total switching energy for the same reason. Fig. 9 shows a possible fabrication process flow for the device, even though, we acknowledge that the fabrication of both the genuinely nanoscale cantilever switch and the room-temperature working SET using current technology is still very challenging. First, the transistor and the surface electrode are patterned on the top conductive layer of a silicon-on-insulator (SOI) substrate, by using, for instance, the method described in [11] , which enables to grow ultra thin (∼1-2 nm) oxide barrier between the island and the leads [see Fig. 9(a) ]. The silicon oxide isolating layer and a silicon nitride sacrificial layer are then successively deposited above the conductive layer and a hole is etched just over the island to form the tip bump [see Fig. 9(b) ]. Finally, a polysilicon layer is deposited on the sacrificial layer and the cantilever is patterned [see Fig. 9(c) ] before removing the sacrificial layer [see Fig. 9(d) ].
C. Manufacturing Considerations
In addition to the feasibility issues, we can mention the difficulty to correctly align the gate with the island by using such vertical multilayer surface processes, and more generally, the issues faced by NEMS switches associated with stiction and reliability. The tip bump, which prevents the entire cantilever from contacting the surface, or the treatment of the surface in order to reduce the energy adhesion, are possible solutions to the stiction problem. However, moving components are inevitably prone to fracture or breakage, and reliability issues need to be further investigated.
III. SG-SET-BASED CIRCUIT ARCHITECTURES
A. SG-SET Building Block 1) Toward Background Charge Insensitive Devices:
Random fluctuations of background charges are a serious problem faced by the single-electronic devices. To illustrate this effect, let us consider Fig. 10 , which depicts a basic building block using the SG-SET. It comprises a bias current source I S and an output capacitor C L . We couple the analytical model [12] with a two-state tunable capacitor model corresponding to Fig. 5(a) (we assume no hysteresis) and embed them in professional simulator SmartSpice [13] to simulate its electrical characteristics. Although it is not taken into account in our simulation, the electrons tunneling through the SET have a back action on the motion of the cantilever. When the SET is used to read out the motion of a nanomechanical resonator [14] , [15] , the oscillations that occur around the equilibrium position are critical for the precision of the measurement. However, in our case, the gate is not used as an oscillator, but as a switch actuated via a third electrode, which is ideally independent from the island potential. The influence of tunneling electrons on the gate should be negligible at least in the pulled-in state, since the gate remains attracted to the substrate. When the gate is pulled-out, there may be slight oscillations around the equilibrium position due to the thermal bath formed by the electrons, but in view of the capacitance two-state profile, it should not have a critical effect for the considered logic applications. Nevertheless, interested readers may refer to [16] for detailed analysis of the dynamics of coupled SET-cantilever system. Simulations are performed with the following parameters: T = 300 K, I S = 10 nA, R S = R D = 1 MΩ, C G 1 = C D = C S = 0.1 aF, where R S and R D are the source and drain resistances, respectively, and C G 1 , C D , and C S are the first gate, drain, and source capacitances. Fig. 11(a) shows the output voltage V OUT of the cell as a function of the fixed gate voltage V G 1 , for both positions of the movable gate G 2 . As expected, the amplitude of the oscillations may be tuned according to the gate position, that is, according to the voltage V E applied to the surface electrode. For instance, as it is shown in Fig. 11(b) , for the bias V G 1 = 0.3 V and V G 2 = 0 V, and assuming no background charge, the level of the output voltage V OUT can be switched between two values by changing V E . However, let us now assume that a background charge 0.35e (where e is the elementary charge) appears near the island. It induces in the oscillation a phase shift ζ = 0.35(e/C G 1 ) along the axis V G 1 [see Fig. 11(a) ]. As depicted in Fig. 11(b) , the informa- tion is almost completely destroyed by the background charge. Because of this instability, single-electronic logic devices have heretofore been considered to be impractical.
A possible solution to circumvent these effects is to use the Coulomb oscillations to store and transmit logic states [4] . The amplitude or the periodicity, which remain unchanged even after the appearance of a charge, can indeed be used to code the information and sweeping the gate over several periods, which provides a simple way to get the necessary redundancy. For instance, Fig. 12 shows how an appropriate sawtooth signal can be used as input gate voltage to output the Coulomb oscillations over several periods. Sweeping the first (fixed) gate enables to code the information into the amplitude, and the peak of the output signal may be obtained using a rectifier. In order to compare with Fig. 11 , we assume that the same background charge 0.35e appears just at the peak of the signal, around 6 ns. As explained previously, this causes a phase shift of the output voltage to its minimum value. However, contrary to the direct encoding, this shift actually has no effect because the maximum voltage has been reached just before the background charge appeared. The background charge appearing around 12 ns is more problematic, since it prevents the signal to reach its maximum. Nevertheless, as long as one peak is reached during the sweep in time, the information can be extracted. Note that sweeping the movable gate instead of the fixed one would result in coding the information into the periodicity and would require an extra filter to decode the frequency.
2) Speed and Power Consumption: Such information coding has to be slower than a direct coding into current or voltage levels, because one needs to sweep the input gate over several periods to determine a logic state. However, since the speed of quantum mechanical tunneling is a subpicosecond process, the switching speed of the SG-SET will be much more limited by the gate movement (∼ 1 ns) . This limits the operation frequency of the SG-SET to the gigahertz range at best and makes the device a priori slower than current MOSFETs. However, this relative low speed may be compensated by taking advantage of the SET multi-input abilities, so that operations involving several inputs are performed with one single device.
One of the advantages of the SET, besides its nanofeature size, is its ultralow power consumption. For simplicity, we estimated the power dissipated in the cell by adding to the NEMS and source resistor dissipations the average current supplied by the bias source multiplied by the supply voltage (1 V). As shown in Fig. 13 , there is a tradeoff between large fan-out and low power consumption. Assuming the average power dissipated in the network is 20 nW/cell, a processor with 30 million units would dissipate around 600 mW. In comparison, a 1 GHz, 0.18-µm CMOS processor that contains an equivalent number of transistors dissipates 30 W on average for a 1.7 V power supply.
B. Cellular Nonlinear Network
The cellular nonlinear network (CNN) [17] is a parallel computer network capable of exceptional speed and power, having promising applications in associative memory and image processing, whereas a basic cell of a CNN requires a large number of linear resistors, capacitors, and nonlinear sources in its usual implementation in MOS IC technology, the nonlinearity provided by the suspended gate enables to realize it with a single device. A possible implementation of a SG-SET-based neuron is depicted in Fig. 14 . The rectifier outputs the maximum of its input voltage, so that the cell is insensitive to background charge. The inputs summation, which determines the functionality of the CNN, can simply be made via capacitive synapse, so that the voltage V E applied to the surface electrode is the sum of input voltages V i weighted with the capacitances C i
Simulated results for different input conditions of a three inputs neuron cell are shown in Fig. 15 . Fig. 16 shows that the threshold may also be purposely tuned by choosing the bias V G 2 . Such cells are directly cascadable to build the networks described in [18] , on such condition, one chooses the right capacitive template and interconnection scheme. The low fan-out remains, however, a problem that can be solved by combining the SET with CMOS [5] . 
C. Pattern Matching
As we saw previously, the maximum of the output voltage is obtained when the gate is up, that is, when the absolute value of the difference between the movable gate voltage V G 2 and the surface electrode voltage V E is zero. In other words, the output voltage is maximum if V E is close enough to V G 2 (see Fig. 17 ). Therefore, the SG-SET can be used to build compact associative processors for pattern matching, where the pair input/template would consist of these two voltages. For comparison, a basic CMOS implementation of such distance calculation requires 16 transistors to compute the corresponding subtraction and the absolute value [19] . Moreover, assuming that n pairs can be implemented on the same device, a single SG-SET device would be able to perform the job of an equivalent CMOS implementation of 16n transistors.
For example, let us consider a triple SG-SET, having three movable gates, as depicted in Fig. 18 . Its output voltage is inversely proportional to the number of gates pulled-in (see Fig. 19 ), that is proportional to the closeness of the input (movable gates) with the template data (surface electrodes), so that a maximum is obtained when the two match. Now, by assigning each gate to one RGB component and assuming a preliminary colors encoding, it becomes possible to identify the color combination of red, green, and blue in a set of encoded colors. Regarding this encoding, let us consider the "Web safe" 216 colors palette. This palette allows exactly six shades each of red, green, and blue (6 × 6 × 6 = 216). Therefore, by coding each these six possible shades into a voltage between 0 and 5 V, one can attribute to each one of the 216 colors a unique set of three voltages (V R , V G , and V B ) [see Fig. 20(a) ].
Let us now suppose an associative processor composed of 216 devices. The 216 possible template sets (V Rt , V Gt , and V B t ) are applied to the gates of the devices, respectively, so that each device becomes able to solely identify the color corresponding to its applied template. Let us assume, we need to identify an orange pixel. The "orange color" being defined by the set (5, 3, 0 V), these voltages are applied to the three surface electrodes of each device, respectively. Since one device's output is maximum when the input (V Ri , V Gi , and V B i ) is equal to the applied template (V Rt , V Gt , and V B t ), the output voltage of the device corresponding to the orange template is the highest, and the orange color can be identified [see Fig. 20(b) ].
A similar concept based on single-hole transistors has been proposed and demonstrated in [20] , where the bell shape of the Coulomb oscillation is used to perform analog pattern matching. Because of the abrupt nonlinear characteristics of the SG-SET, the matching resolution is in our case limited to 0.8 V (2×V PI ) at best and only digital matching is possible. However, one advantage of the present device compared to [20] is its ability to calculate the distance of several elements (three in this case) at the same time on the same device, so that gain in terms of area may be expected. Another benefit is that it does not require any preliminary and individual adjustment of the peak position or any data storage, since it is simply and dynamically controlled via the voltages applied to the switch electrodes.
IV. CONCLUSION
A comprehensive study of the SG-SET performances was conducted through simulation. The movable gate design was optimized, so that low actuation voltage (0.4 V) and nanosecond delay can be simulated. The expected pull-in energy is, therefore, drastically reduced to 0.015 fJ. The electrical characteristics of the optimized device were embedded in a SPICE simulator and it was shown through simulation that this device enables to evade the problem of the background charge inherent to the SET due to a different information encoding. New circuit architectures, such as CNN and pattern matching, were also proposed and simulated.
